



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/710,457

07/13/2004

Robert S. Condrashoff

NOR-1193

4456

37172 7590 12/17/2007  
WOOD, HERRON & EVANS, LLP (NORDSON)  
2700 CAREW TOWER  
441 VINE STREET  
CINCINNATI, OH 45202

EXAMINER

ZERVIGON, RUDY

ART UNIT

PAPER NUMBER

1792

NOTIFICATION DATE

DELIVERY MODE

12/17/2007

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

krooney@whepatent.com  
mhines@whepatent.com  
usptodock@whepatent.com

**Office Action Summary**

Application No.

10/710,457

Applicant(s)

CONDRASHOFF ET AL.

Examiner

Rudy Zervigon

Art Unit

1792

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 20 September 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
2. Claims 1-3, 5, and 8-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Shan; Hong Ching et al. (US 5891350 A). Shan teaches an apparatus (Figure 1,3 - see common numbers) for processing a substrate ("silicon wafer"; throughout specification) with a plasma (column 2; lines 20-34), comprising: a first electrode (30; Figure 1,3; column 3; lines 34-41); a second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) movable relative to said first electrode (30; Figure 1,3; column 3; lines 34-41) between a first position (shown; Figure 3) to define a processing region (volumn inside 20) for the substrate between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) and a position (not shown, but required to service inner components) for transferring the substrate to and from said processing region (volumn inside 20); a tubular separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39) configured for forming a vacuum-tight seal (37,39; Figure 1, not shown in Figure 3; column 4; lines 26-33) between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) when said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) is moved to said first position (shown; Figure 3), said separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39) defining a sidewall (76 ) between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15), and said separating member (10; Figure 1, not shown in Figure 3; column

8; lines 32-39) comprising a dielectric material (column 16, lines 16-25) for electrically isolating said first electrode (30; Figure 1,3; column 3; lines 34-41) from said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15); a process gas port (44, Figure 1; column 3; lines 30-45) for introducing a process gas to said processing region; and a vacuum port (50, Figure 1,3; column 3; lines 30-45) for evacuating said processing region to a pressure suitable for generating the plasma (column 2; lines 20-34) from the process gas in said processing region, as claimed by claim 1

Shan further teaches:

- i. The apparatus (Figure 1,3 - see common numbers) of claim 1 further comprising: a vacuum manifold (70, Figure 4; column 15; line 62 - column 16, line25) coupled with said vacuum port (50, Figure 1,3; column 3; lines 30-45), said vacuum manifold (70, Figure 4; column 15; line 62 - column 16, line25) being electrically isolated from said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15), as claimed by claim 2
- ii. The apparatus (Figure 1,3 - see common numbers) of claim 2 wherein said vacuum manifold (70, Figure 4; column 15; line 62 - column 16, line25) includes an enclosed volume proximate to said vacuum port (50, Figure 1,3; column 3; lines 30-45) and further comprising: an insert (74, 76, or 78; Figure 4; column 15; line 62 - column 16, line25) of an electrically insulating material (column 16, lines 16-25) positioned inside said enclosed volume, said insert (74, 76, or 78; Figure 4; column 15; line 62 - column 16, line25) including a first plurality of passages (72 in 74; Figure 4; column 15; line 62 - column 16, line25) coupling said vacuum manifold (70, Figure 4; column 15; line 62 -

column 16, line 25) with said vacuum port (50, Figure 1,3; column 3; lines 30-45), as claimed by claim 3

- iii. The apparatus (Figure 1,3 - see common numbers) of claim 1 further comprising: a vacuum pump (not shown; column 13, lines 16-25) coupled with said vacuum port (50, Figure 1,3; column 3; lines 30-45) and operative for evacuating said processing region to said pressure suitable for generating the plasma (column 2; lines 20-34) from the process gas in said processing region, as claimed by claim 5
- iv. The apparatus (Figure 1,3 - see common numbers) of claim 1 further comprising a substrate holder (38; Figure 1) positioned inside said processing region and configured to support the substrate ("silicon wafer"; throughout specification) on said first electrode (30; Figure 1,3; column 3; lines 34-41), as claimed by claim 8
- v. The apparatus (Figure 1,3 - see common numbers) of claim 8 wherein said substrate holder (38; Figure 1) is electrically coupled with said first electrode (30; Figure 1,3; column 3; lines 34-41), as claimed by claim 9
- vi. The apparatus (Figure 1,3 - see common numbers) of claim 1 further comprising: an electrically-conductive enclosure (20; Figure 1) surrounding said separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39), said first electrode (30; Figure 1,3; column 3; lines 34-41), and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15), said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) each separated from said conductive enclosure (20; Figure 1) by an air gap (gas volume inside 18; Figure 1), as claimed by claim 10. Applicant's gas identity as being "air" is a claim requirement of

intended use of the pending apparatus claims. Further, it has been held that claim language that simply specifies an intended use or field of use for the invention generally will not limit the scope of a claim (Walter , 618 F.2d at 769, 205 USPQ at 409; MPEP 2106). Additionally, in apparatus claims, intended use must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim (In re Casey, 152 USPQ 235 (CCPA 1967); In re Otto , 136 USPQ 458, 459 (CCPA 1963); MPEP 2111.02).

***Claim Rejections - 35 USC § 103***

3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
4. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shan; Hong Ching et al. (US 5891350 A) in view of Suntola; Tuomo et al. (US 5711811 A) and Maher, Jr.; Joseph A. et al. (US 4381965 A). Shan is discussed above. Shan does not teach:
  - i. An apparatus (Figure 1,3 - see common numbers) for plasma (column 2; lines 20-34) processing a plurality of substrates ("silicon wafer"; throughout specification), the apparatus comprising: a first electrode (30; Figure 1,3; column 3; lines 34-41); a second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) positioned with a spaced apart relationship relative to said first electrode (30; Figure 1,3; column 3; lines 34-41); a third electrode positioned between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15); a first tubular separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39)

configured for forming a vacuum-tight seal (37,39; Figure 1, not shown in Figure 3; column 4; lines 26-33) between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said third electrode and defining a first processing region between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said third electrode, said first electrode (30; Figure 1,3; column 3; lines 34-41) configured to support one of the plurality of substrates ("silicon wafer"; throughout specification) in said first processing region for plasma (column 2; lines 20-34) processing, and said first separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39) comprising a dielectric material (column 16, lines 16-25) for electrically isolating said first electrode (30; Figure 1,3; column 3; lines 34-41) from said third electrode; a second separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39) configured for forming a vacuum-tight seal (37,39; Figure 1, not shown in Figure 3; column 4; lines 26-33) between said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) and said third electrode to define a second processing region between said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) and said third electrode, said third electrode configured to support one of the plurality of substrates ("silicon wafer"; throughout specification) in said second processing region for plasma (column 2; lines 20-34) processing, and said second separating member (10; Figure 1, not shown in Figure 3; column 8; lines 32-39) comprising a dielectric material for electrically isolating said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) from said third electrode; at least one process gas port (44, Figure 1; column 3; lines 30-45) configured for introducing a process gas to said first processing region and second processing region;

and a vacuum port (50, Figure 1,3; column 3; lines 30-45) for evacuating said processing region to a pressure suitable for generating the plasma (column 2; lines 20-34) from the process gas in said first processing region and said second processing region, as claimed by claim 15

- ii. The apparatus (Figure 1,3 - see common numbers) of claim 15 wherein said vacuum port (50, Figure 1,3; column 3; lines 30-45) is defined in said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15), as claimed by claim 16
- iii. The apparatus (Figure 1,3 - see common numbers) of claim 16 wherein said first electrode (30; Figure 1,3; column 3; lines 34-41) includes a first process gas port (44, Figure 1; column 3; lines 30-45) for introducing the process gas to said first processing region and said third electrode includes a second process gas port (44, Figure 1; column 3; lines 30-45) for introducing the process gas to said second processing region, as claimed by claim 17

Suntola teaches:

- iv. An apparatus (Figure 3) for plasma (column 1; lines 42-44) processing a plurality of substrates (37; Figure 3), comprising: a first separating member (32; Figure 3; column 11, lines 23-27) for forming a vacuum-tight seal between a first chamber (38; Figure 3) and a second chamber (38; Figure 3) and defining a first evacuable processing region (38; Figure 3) between a first chamber (38; Figure 3) and a second chamber (38; Figure 3), a first chamber (38; Figure 3) configured to support one of the plurality of substrates (37; Figure 3) in first processing region (38; Figure 3) for plasma (column 1; lines 42-44) processing, and said first separating member (32; Figure 3; column 11, lines 23-27)



electrically isolating a first chamber (38; Figure 3) from a second chamber (38; Figure 3); a second separating member (32; Figure 3; column 11, lines 23-27) for forming a vacuum-tight seal between a third chamber (38; Figure 3) and a second chamber (38; Figure 3) to define a second evacuable processing region (38; Figure 3) between a third chamber (38; Figure 3) and a second chamber (38; Figure 3), a second chamber (38; Figure 3) configured to support one of the plurality of substrates (37; Figure 3) in said second processing region (38; Figure 3) for plasma (column 1; lines 42-44) processing, and said second separating member (32; Figure 3; column 11, lines 23-27) electrically isolating a third chamber (38; Figure 3) from a second chamber (38; Figure 3); at least one process gas port (28, 30; Figure 3) for introducing a process gas to first processing region (38; Figure 3) and second processing region (38; Figure 3); and a vacuum port (25; Figure 3) for evacuating said processing region to a pressure suitable for generating the plasma (column 1; lines 42-44) from the process gas in first processing region (38; Figure 3) and said second processing space (38; Figure 3) - claim 15

- v. The apparatus (Figure 3) of claim 15 wherein said vacuum port (25; Figure 3) is defined in a third chamber (38; Figure 3), as claimed by claim 16
- vi. The apparatus (Figure 3) of claim 16 wherein a first chamber (38; Figure 3) includes a first process gas port (28, 30; Figure 3) for introducing the process gas to first processing region (38; Figure 3) and a second chamber (38; Figure 3) includes a second process gas port (28, 30; Figure 3) for introducing the process gas to said second process region, as claimed by claim 17

Maher teaches a wafer plasma processing apparatus (Figure 4) including plural parallel electrodes 19a,b-25a,b each interposed between insulating dielectric layers 19c-25c.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to add Suntola's apparatus (Figure 3) with Maher's plasma generating means to Shan's apparatus.

Motivation to add Suntola's apparatus (Figure 3) with Maher's plasma generating means to Shan's apparatus includes, among plural motivations, for plasma processing as taught by Suntola (column 1; lines 42-44), and for processing plural substrates for greater through-put compared to Shan as taught by Suntola.

5. Claims 4, 6, 7, and 11-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shan; Hong Ching et al. (US 5891350 A) in view of Hirooka; Takaaki (US 6700089 B1). Shan is discussed above. Shan does not teach:

- i. The apparatus (Figure 1,3 - see common numbers) of claim 3 wherein said vacuum port (50, Figure 1,3; column 3; lines 30-45) is defined by a second plurality of passages (72 in 76; Figure 4; column 15; line 62 - column 16, line 25) extending through said first electrode (30; Figure 1,3; column 3; lines 34-41) and registered with said first plurality of passages (72 in 74; Figure 4; column 15; line 62 - column 16, line 25), as claimed by claim 4
- ii. The apparatus (Figure 1,3 - see common numbers) of claim 1 further comprising: a process gas supply coupled with said process gas port (44, Figure 1; column 3; lines 30-45) for introducing the process gas to said processing region, as claimed by claim 6

- iii. The apparatus (Figure 1,3 - see common numbers) of claim 1 wherein said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) includes a plurality of openings arranged in a pattern effective for communicating process gas from said process gas port (44, Figure 1; column 3; lines 30-45) to said processing region, as claimed by claim 7
- iv. The apparatus (Figure 1,3 - see common numbers) of claim 10 wherein said enclosure (20; Figure 1) includes a base (25; Figure 1) and a lid (24; Figure 1) movable relative to said lid (24; Figure 1) between opened and closed positions for accessing said processing region, said lid (24; Figure 1) carrying said first electrode (30; Figure 1,3; column 3; lines 34-41) for movement relative to said base (25; Figure 1), as claimed by claim 11
- v. The apparatus (Figure 1,3 - see common numbers) of claim 10 further comprising a coolant port in said lid (24; Figure 1) for supplying a flow of a coolant fluid to said air gap (gas volume inside 18; Figure 1) for cooling said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15), as claimed by claim 12
- vi. The apparatus (Figure 1,3 - see common numbers) of claim 1 wherein said first electrode (30; Figure 1,3; column 3; lines 34-41) includes said vacuum port (50, Figure 1,3; column 3; lines 30-45) and said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) includes said process gas port (44, Figure 1; column 3; lines 30-45), as claimed by claim 13
- vii. The apparatus (Figure 1,3 - see common numbers) of claim 13 wherein said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) includes a plurality of gas openings coupled with said process gas port (44, Figure 1; column 3; lines 30-45), said

plurality of gas openings positioned in said second electrode (24," A<sub>anode</sub>"; Figure 1,3; column 7; lines 1-15) to distribute process gas across a confronting surface of the substrate ("silicon wafer"; throughout specification), as claimed by claim 14

Hirooka teaches a plasma processing apparatus (Figure 1,2) including:

- i. The apparatus (Figure 1,2) of claim 3 wherein a vacuum port (128; Figure 1,2) is defined by a second plurality of passages (126; Figure 1,2) extending through a first electrode (108+126; Figure 1) - claim 4
- ii. The apparatus (Figure 1,2) of claim 1 further comprising: a process gas supply (184; Figure 2) coupled with a process gas port (194; Figure 2) for introducing the process gas to a processing region (102; Figure 2), as claimed by claim 6
- iii. The apparatus (Figure 1,2) of claim 1 wherein a second electrode (124; Figure 2) includes a plurality of openings (124a; Figure 2) arranged in a pattern effective for communicating process gas from a process gas port (194; Figure 2) to a processing region (102; Figure 2), as claimed by claim 7
- iv. The apparatus (Figure 1,2) of claim 10 wherein an enclosure (20; Figure 1) includes a base (104; Figure 2) and a lid (206; Figure 2,3a) movable relative to a lid (206; Figure 2,3a) between opened and closed positions for accessing a processing region (102; Figure 2), a lid (206; Figure 2,3a) carrying a first electrode (108+126; Figure 1) for movement relative to a base (104; Figure 2), as claimed by claim 11
- v. The apparatus (Figure 1,2) of claim 10 further comprising a coolant port (172c; Figure 2) in a lid (206; Figure 2,3a) for supplying a flow of a coolant fluid to a air gap (172c;

Figure 2) for cooling a first electrode (108+126; Figure 1) and a second electrode (124; Figure 2), as claimed by claim 12

- vi. The apparatus (Figure 1,2) of claim 1 wherein a first electrode (108+126; Figure 1) includes a vacuum port (128; Figure 1,2) and a second electrode (124; Figure 2) includes a process gas port (194; Figure 2), as claimed by claim 13
- vii. The apparatus (Figure 1,2) of claim 13 wherein a second electrode (124; Figure 2) includes a plurality of gas openings (124a; Figure 2) coupled with a process gas port (194; Figure 2), a plurality of gas openings (124a; Figure 2) positioned in a second electrode (124; Figure 2) to distribute process gas across a confronting surface of the substrate ("silicon wafer"; throughout specification), as claimed by claim 14

It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Shan's lid and lower electrode with Hirooka's lid and lower electrode.

Motivation to replace Shan's lid and lower electrode with Hirooka's lid and lower electrode is for improved hermeticity and operating speed (Hirooka:column 2; lines 10-27), and for wafer temperature control (Hirooka:column 7; lines 1-3), respectively.

#### ***Response to Arguments***

1. Applicant's arguments filed September 20, 2007 have been fully considered but they are not persuasive.

2. Applicant states:

“

Instead, the lid (24) and cathode electrode (30) in Shan have a fixed relationship. Shan discloses that the lid (24) is removable for the purpose of removing the anode shield (10). However, Shan

fails to disclose that the lid is removable for the purpose of transferring substrates to and from the processing region between electrodes (24, 30). Shan discloses that substrates are transferred to the processing space between the electrodes (24, 30) through a slit (26) in sidewall (20) and a matching aperture (23) in the anode shield (10). See col. 3, lines 55-58

“

In response, the Examiner agrees to the extent that Shan indeed teaches a slit 26 for transferring the wafer, however, the fact that Shan's apparatus was assembled from components at least suggests that Shan's apparatus can be disassembled for purposes such as servicing and/or replacing inner chamber components after wear due to extended processing.

Applicant states:

“

Applicants note that, in contrast to the Examiner's contention, Suntola fails to teach that the planar elements (32) provide any type of electrical isolation whatsoever nor does Suntola disclose that the planar elements (32) are made of an insulating material capable of providing electrical isolation. In particular, Suntola fails to disclose that the reaction chamber pack (21) includes any type of electrification that would even require electrical isolation.

“

In response, the Examiner disagrees. Suntola teaches electrically insulating and chemically inert materials of construction (column 8, lines 41-46).

Applicant states:

“

Moreover, in the passage spanning pages 8 and 9 of the Office Action, the Examiner identifies first, second and third "chambers" in Suntola as objects of Figure 3 labeled with reference numeral (38). Yet, in this very same passage, the Examiner identifies first and second "processing regions" in Suntola as objects of Figure 3 labeled with reference numeral (38). This identification appears to be inconsistent. Fundamentally, Applicants fail to understand how an item labeled with a single reference numeral in Suntola can serve as a physical object that requires

electrical isolation and can also serve as an open volume between adjacent physical objects that is evacuable.

“

In response to Applicant's report of inconsistencies in the Examiner's citation, the Examiner need only illustrate Applicant's own equivalents of "chamber" and "process region". In numerous passages of Applicant's specification, Applicant interchanges these specific terms. For example, "processing chamber" [0003], [0004], .... Further, Applicant does not even provide a reference number for any reference to chamber in a manner to distinguish from Applicant's cited "processing region 40 (FIG. 3B)" [0022]. According to this guidance, the Examiner needed to resort to the well established interchangeability of the terms "chamber" and "process region". Here, the art recognizes the physical chamber as *defining* the "process region".

Applicant states:

“

Moreover, in describing the disclosure in Suntola, the Examiner fails to refer to any object in Suntola as an electrode. MPEP § 706.02(j) requires the Examiner to state the difference or differences in the claim over the applied reference(s) and the proposed modification of the applied reference(s) necessary to arrive at the claimed subject matter. Hence, Applicants fail to understand the difference between Shan and claim 15 that required the use of Suntola as a secondary reference, nor the proposed modification of Suntola to arrive at the subject matter of claim 15.

“



In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the Examiner has provided teaching, suggestion, and motivation to combine the references that is found both in the references themselves and in the knowledge generally available to one of ordinary skill in the art as described above.

Applicant states:

“

However, Suntola fails to disclose how the stacked planar elements (32) could somehow be modified to permit the processing of multiple substrates in the plasma deposition system of Shan.

“

In response, the basic fundamental teaching of Suntola is processing plural “multiple substrates” in parallel according to his plural “chambers”/“reactors” accomodating *plural* substrates. No modification of Suntola is suggested by the Examiner. Motivation for Shan to process plural substrates is supported by Suntola as described above.

Applicant states:

“

of operation of Shan, which are prohibited under MPEP § 2143.01. Specifically, the proposed modification would eliminate the electrodes (24, 30) coupled with power supply (60) in Shan and, in their place, would substitute a stack of planar elements (32) coupled with a precursor source, as taught by Suntola. The planar elements (32) in Suntola are not electrically isolated, are not capable of being coupled with a power supply to generate a plasma in chambers (38), and are not used to perform a plasma process. Hence, the principle of operation would change from a plasma deposition process to a non-plasma deposition process. The proposed modification to Shan would have rendered the plasma processing system unsuitable for its intended purpose by converting it to a non-plasma processing system. For at least these additional reasons, Applicants submit that the Examiner has failed to establish *prima facie* obviousness. Therefore, Applicants request that the rejection of independent claim 15 be withdrawn.

“

In response, the Examiner disagrees. The Examiner has already demonstrated above that Suntola teaches electrically insulating and chemically inert materials of construction (column column 8, lines 41-46).

### ***Conclusion***

1. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory

period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

1. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Rudy Zervigon whose telephone number is (571) 272-1442. The examiner can normally be reached on a Monday through Thursday schedule from 8am through 7pm. The official fax phone number for the 1792 art unit is (571) 273-8300. Any Inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Chemical and Materials Engineering art unit receptionist at (571) 272-1700. If the examiner can not be reached please contact the examiner's supervisor, Parviz Hassanzadeh, at (571) 272-1435.

*Rudy Zervigon*  
12/10/17